

Micron



3D NAND Flash Memory

Process Analysis Report

Legacy Note

This report shall not be sold or provided on lease conditions or otherwise alienated from purchasing company without written consent of REATIIS.

This report can be used, copied, reproduced, and distributed upon REATIIS title is attached. Purchasing company is allowed to use, modify, prepare derivative works of the document or its portions to support purchasing company activities in IP commercialization and protection, including, without limitation, patents trade, patent IP licensing, IP related assertion litigation, technical negotiations with regard to appropriate copyright and patent law, as well as in marketing, benchmarking and research activities.

It is prohibited to communicate, publish and distribute report to a third party for the purposes other than stated in the paragraph above.

This report is prepared with the best possible accuracy.

The information contained in the report may describe technical inventions and/or innovations that might be a subject of intellectual rights such as patents, industrial models, know-how and other copyright acts owned by third parties. REATIIS assumes no liability for revealing such information in the report, as there is no intention to breach the copyright or patent law. REATIIS does not assume any liability for any possible patent infringements that could happen due to use of the information contained in the report.

List of Figures

Figure 1.	SSD front side	7
Figure 2.	SSD back side	7
Figure 3.	SSD PCB side A.....	8
Figure 4.	SSD PCB side B.....	9
Figure 5.	Top package view	10
Figure 6.	Bottom package view	10
Figure 7.	Top x-ray view of package	11
Figure 8.	Top x-ray view of package combined with dice photos	11
Figure 9.	Die photograph at the final metal level	12
Figure 10.	Die markings	12
Figure 11.	General structure	13
Figure 12.	General structure	13
Figure 13.	General structure	14
Figure 14.	General structure	14
Figure 15.	Al M4, W M3 lines, W vias	15
Figure 16.	Al M4 line	15
Figure 17.	Al M4 line	16
Figure 18.	W M3 lines, W vias.....	16
Figure 19.	Al M4, W M3 lines, W vias	17
Figure 20.	W M1, M2 lines, W vias.....	17
Figure 21.	W M1, M2 lines, W via and contact	18
Figure 22.	W M1, M2 lines, W vias.....	18
Figure 23.	W M1, M2 lines, W vias.....	19
Figure 24.	W M1, M2 lines, W vias, STI	19
Figure 25.	W M1, M2 lines, W vias.....	20
Figure 26.	W M1, M2 lines	20
Figure 27.	W M2 line	21
Figure 28.	W M1, M2 lines, W via and contact	21
Figure 29.	W M1, M2 lines, W via and contact, MOS gate, STI	22
Figure 30.	W M2 lines, MOS gate, STI.....	22
Figure 31.	MOS gate, STI	23
Figure 32.	MOS gate	23
Figure 33.	MOS gate	24
Figure 34.	Poly line edge	24
Figure 35.	NAND array across bitlines	25
Figure 36.	NAND array across bitlines	25
Figure 37.	NAND array edge across bitlines	26
Figure 38.	NAND array edge across bitlines	26
Figure 39.	NAND array bitlines connection	27
Figure 40.	NAND array edge along bitlines	27
Figure 41.	NAND array edge along bitlines	28
Figure 42.	NAND array along bitlines	28
Figure 43.	NAND array along bitlines	29
Figure 44.	NAND array along bitlines	29
Figure 45.	Top-down tilted view of NAND array edges	30
Figure 46.	Top-down tilted view of NAND array edge	30
Figure 47.	Top-down tilted view of NAND array edge	31
Figure 48.	Top-down tilted view of control gates connection	31
Figure 49.	Top-down tilted view of NAND array edge	32
Figure 50.	Top-down tilted view of NAND array edge	32
Figure 51.	NAND array edges	33

Figure 52. Control gates connections with approximate place of section A-A marked	33
Figure 53. Control gates stack connection (section A-A)	34
Figure 54. Control gates stack connection (section A-A)	34
Figure 55. Control gates stack connection (section A-A)	35
Figure 56. Control gates stack and select gate connection (section A-A)	35
Figure 57. Control gates stack connection (section A-A)	36
Figure 58. Control gates connection (section A-A)	36
Figure 59. NAND array edge across bitlines (section A-A)	37
Figure 60. Select gate connection (section A-A)	37
Figure 61. Select gate connection (section A-A)	38
Figure 62. Control gates connections with approximate place of section B-B marked	39
Figure 63 Control gates connections (section B-B)	39
Figure 64. Control gates connections (section B-B)	40
Figure 65. Control gates connections with approximate place of section C-C marked	41
Figure 66. Control gates stacks, W M1, M2 lines and vias (section C-C)	41
Figure 67. Control gates stacks, W M1, M2 lines and vias (section C-C)	42
Figure 68. NAND array bitlines connection and select gates	43
Figure 69. NAND array bitlines connection and select gates	43
Figure 70. NAND array bitlines connection and select gates	44
Figure 71. NAND cells array	44
Figure 72. NAND cells array	45
Figure 73. NAND cells	45
Figure 74. NAND cells	46
Figure 75. NAND cells array bottom	46
Figure 76. NAND cells array bottom	47
Figure 77. Top-down slanted section view of W M3 lines, W vias, select gates	47
Figure 78. Top-down section view of top select gates	48
Figure 79. Top-down section of memory cells	48
Figure 80. Top-down section of memory cells	49
Figure 81. Top-down section of memory cells	49
Figure 82. General structure	50
Figure 83. Layered EDX map of general structure	50
Figure 84. Aluminum EDX map layer	51
Figure 85. Tungsten EDX map layer	51
Figure 86. Titanium EDX map layer	52
Figure 87. Carbon EDX map layer	52
Figure 88. Silicon EDX map layer	53
Figure 89. Oxygen EDX map layer	53
Figure 90. Nitrogen EDX map layer	54
Figure 91. Phosphorus EDX map layer	54
Figure 92. Al M4, W M3 lines, W via	55
Figure 93. Layered EDX map of Al M4, W M3 lines, W via	55
Figure 94. Aluminum EDX map layer	56
Figure 95. Tungsten EDX map layer	56
Figure 96. Titanium EDX map layer	57
Figure 97. Silicon EDX map layer	57
Figure 98. Oxygen EDX map layer	58
Figure 99. Nitrogen EDX map layer	58
Figure 100. W M1, M2 lines, W via, W contact, MOS gate	59
Figure 101. Layered EDX map of W M1, M2 lines, W via, W contact, MOS gate	59
Figure 102. Tungsten EDX map layer	60
Figure 103. Titanium EDX map layer	60
Figure 104. Silicon EDX map layer	61
Figure 105. Oxygen EDX map layer	61
Figure 106. Nitrogen EDX map layer	62

Figure 107. W M1, M2 lines	63
Figure 108. Layered EDX map of W M1, M2 lines	63
Figure 109. Tungsten EDX map layer	64
Figure 110. Silicon EDX map layer	64
Figure 111. Oxygen EDX map layer	65
Figure 112. Nitrogen EDX map layer	65
Figure 113. W M3 line, W vias	66
Figure 114. Layered EDX map of W M3 line, W vias	66
Figure 115. Tungsten EDX map layer	67
Figure 116. Titanium EDX map layer	67
Figure 117. Silicon EDX map layer	68
Figure 118. Oxygen EDX map layer	68
Figure 119. Nitrogen EDX map layer	69
Figure 120. NAND array bottom, select gate	70
Figure 121. Layered EDX map of NAND array bottom, select gate	70
Figure 122. Tungsten EDX map layer	71
Figure 123. Aluminum EDX map layer	71
Figure 124. Silicon EDX map layer	72
Figure 125. Oxygen EDX map layer	72
Figure 126. Phosphorus EDX map layer	73
Figure 127. NAND cells array bottom with section D-D marked	74
Figure 128. Channels connection (section D-D)	75
Figure 129. Layered EDX map of channels connection	75
Figure 130. Aluminum EDX map layer	76
Figure 131. Silicon EDX map layer	76
Figure 132. Oxygen EDX map layer	77
Figure 133. Nitrogen EDX map layer	77
Figure 134. NAND cells array bottom with section E-E marked	78
Figure 135. Memory cells top down (section E-E)	79
Figure 136. Layered EDX map of memory cells top down	79
Figure 137. Silicon EDX map layer	80
Figure 138. Oxygen EDX map layer	80
Figure 139. Nitrogen EDX map layer	81
Figure 140. Phosphorus EDX map layer	81

Device Summary Sheet

Manufacturer: Micron Technology, Inc.

Part Number: [REDACTED] [REDACTED]

Date Code: Not identified

IC Type: Flash Memory

Technology synopsis

Package Type: BGA

Pin Count: 121

Package Size: 18,1 mm x 12,1 mm x 0,8 mm

Die Count: 3

Die Size: 15,28 mm x 11 mm (by edge of physical silicon)

15,22 mm x 10,9 mm (by edge of seal)

Number of Metal Layers: 4. One layer of aluminum interconnect and three layers of tungsten interconnect.

3D Flash memory stack comprises 38 polysilicon control gates, top and bottom select gates and bottom common electrode.

Gate Layer: One layer of polysilicon

Minimum Printed Gate Length: 307 nm

Device Isolation Type: STI

Source Device



Figure 1. SSD front side



Figure 2. SSD back side




Figure 3. SSD PCB side A




Figure 4. SSD PCB side B



Micron

Die and Package




Figure 5. Top package view




Figure 6. Bottom package view




Figure 7. Top x-ray view of package




Figure 8. Top x-ray view of package combined with dice photos




Figure 9. Die photograph at the final metal level




Figure 10. Die markings

Process




Figure 11. General structure




Figure 12. General structure




Figure 13. General structure




Figure 14. General structure




Figure 15. Al M4, W M3 lines, W vias




Figure 16. Al M4 line




Figure 17. Al M4 line




Figure 18. W M3 lines, W vias




Figure 19. Al M4, W M3 lines, W vias




Figure 20. W M1, M2 lines, W vias




Figure 21. W M1, M2 lines, W via and contact




Figure 22. W M1, M2 lines, W vias




Figure 23. W M1, M2 lines, W vias




Figure 24. W M1, M2 lines, W vias, STI




Figure 25. W M1, M2 lines, W vias




Figure 26. W M1, M2 lines




Figure 27. W M2 line




Figure 28. W M1, M2 lines, W via and contact




Figure 29. W M1, M2 lines, W via and contact, MOS gate, STI




Figure 30. W M2 lines, MOS gate, STI




Figure 31. MOS gate, STI




Figure 32. MOS gate



Figure 33. MOS gate




Figure 34. Poly line edge




Figure 35. NAND array across bitlines




Figure 36. NAND array across bitlines




Figure 37. NAND array edge across bitlines




Figure 38. NAND array edge across bitlines




Figure 39. NAND array bitlines connection




Figure 40. NAND array edge along bitlines




Figure 41. NAND array edge along bitlines




Figure 42. NAND array along bitlines




Figure 43. NAND array along bitlines




Figure 44. NAND array along bitlines




Figure 45. Top-down tilted view of NAND array edges




Figure 46. Top-down tilted view of NAND array edge




Figure 47. Top-down tilted view of NAND array edge




Figure 48. Top-down tilted view of control gates connection




Figure 49. Top-down tilted view of NAND array edge




Figure 50. Top-down tilted view of NAND array edge




Figure 51. NAND array edges




Figure 52. Control gates connections with approximate place of section A-A marked

Following figures show structures of the section A-A




Figure 53. Control gates stack connection (section A-A)




Figure 54. Control gates stack connection (section A-A)




Figure 55. Control gates stack connection (section A-A)




Figure 56. Control gates stack and select gate connection (section A-A)




Figure 57. Control gates stack connection (section A-A)



Figure 58. Control gates connection (section A-A)




Figure 59. NAND array edge across bitlines (section A-A)




Figure 60. Select gate connection (section A-A)




Figure 61. Select gate connection (section A-A)




Figure 62. Control gates connections with approximate place of section B-B marked

Following figures show structures of the section B-B




Figure 63 Control gates connections (section B-B)




Figure 64. Control gates connections (section B-B)




Figure 65. Control gates connections with approximate place of section C-C marked

Following figures show structures of the section C-C




Figure 66. Control gates stacks, W M1, M2 lines and vias (section C-C)




Figure 67. Control gates stacks, W M1, M2 lines and vias (section C-C)




Figure 68. NAND array bitlines connection and select gates




Figure 69. NAND array bitlines connection and select gates




Figure 70. NAND array bitlines connection and select gates




Figure 71. NAND cells array




Figure 72. NAND cells array




Figure 73. NAND cells




Figure 74. NAND cells




Figure 75. NAND cells array bottom




Figure 76. NAND cells array bottom




Figure 77. Top-down slanted section view of W M3 lines, W vias, select gates




Figure 78. Top-down section view of top select gates




Figure 79. Top-down section of memory cells




Figure 80. Top-down section of memory cells




Figure 81. Top-down section of memory cells

Material Analysis




Figure 82. General structure




Figure 83. Layered EDX map of general structure




Figure 84. Aluminum EDX map layer




Figure 85. Tungsten EDX map layer




Figure 86. Titanium EDX map layer




Figure 87. Carbon EDX map layer

Si K series




Figure 88. Silicon EDX map layer

O K series




Figure 89. Oxygen EDX map layer

N K series




Figure 90. Nitrogen EDX map layer

P K series



Figure 91. Phosphorus EDX map layer




Figure 92. Al M4, W M3 lines, W via



Figure 93. Layered EDX map of Al M4, W M3 lines, W via

Al K series




Figure 94. Aluminum EDX map layer

W L series




Figure 95. Tungsten EDX map layer




Figure 96. Titanium EDX map layer




Figure 97. Silicon EDX map layer

O K series




Figure 98. Oxygen EDX map layer

N K series




Figure 99. Nitrogen EDX map layer




Figure 100. W M1, M2 lines, W via, W contact, MOS gate



Figure 101. Layered EDX map of W M1, M2 lines, W via, W contact, MOS gate

WL series




Figure 102. Tungsten EDX map layer

Ti K series




Figure 103. Titanium EDX map layer

Si K series




Figure 104. Silicon EDX map layer

O K series




Figure 105. Oxygen EDX map layer




Figure 106. Nitrogen EDX map layer




Figure 107. W M1, M2 lines




Figure 108. Layered EDX map of W M1, M2 lines

W L series




Figure 109. Tungsten EDX map layer

Si K series




Figure 110. Silicon EDX map layer




Figure 111. Oxygen EDX map layer




Figure 112. Nitrogen EDX map layer




Figure 113. W M3 line, W vias




Figure 114. Layered EDX map of W M3 line, W vias

W L series




Figure 115. Tungsten EDX map layer

Ti K series




Figure 116. Titanium EDX map layer

Si K series




Figure 117. Silicon EDX map layer

O K series




Figure 118. Oxygen EDX map layer




Figure 119. Nitrogen EDX map layer




Figure 120. NAND array bottom, select gate



Figure 121. Layered EDX map of NAND array bottom, select gate

W L series




Figure 122. Tungsten EDX map layer

Al K series




Figure 123. Aluminum EDX map layer

Si K series




Figure 124. Silicon EDX map layer

O K series




Figure 125. Oxygen EDX map layer




Figure 126. Phosphorus EDX map layer




Figure 127. NAND cells array bottom with section D-D marked

Following figures show structures of the section D-D




Figure 128. Channels connection (section D-D)




Figure 129. Layered EDX map of channels connection

Al K series




Figure 130. Aluminum EDX map layer

Si K series




Figure 131. Silicon EDX map layer

O K series




Figure 132. Oxygen EDX map layer

N K series



Figure 133. Nitrogen EDX map layer





Figure 134. NAND cells array bottom with section E-E marked

Following figures show structures of the section E-E



250nm

Figure 135. Memory cells top down (section E-E)



250nm

Figure 136. Layered EDX map of memory cells top down

Si K series




Figure 137. Silicon EDX map layer

O K series



Figure 138. Oxygen EDX map layer

N K series



Figure 139. Nitrogen EDX map layer

P K series




Figure 140. Phosphorus EDX map layer