

Intel



RF Transceiver

Circuitry Analysis Report

Legacy Note

This report shall not be sold or provided on lease conditions or otherwise alienated from purchasing company without written consent of REATIIS.

This report can be used, copied, reproduced, and distributed upon REATIIS title is attached. Purchasing company is allowed to use, modify, prepare derivative works of the document or its portions to support purchasing company activities in IP commercialization and protection, including, without limitation, patents trade, patent IP licensing, IP related assertion litigation, technical negotiations with regard to appropriate copyright and patent law, as well as in marketing, benchmarking and research activities.

It is prohibited to communicate, publish and distribute report to a third party for the purposes other than stated in the paragraph above.

This report is prepared with the best possible accuracy.

The information contained in the report may describe technical inventions and/or innovations that might be a subject of intellectual rights such as patents, industrial models, know-how and other copyright acts owned by third parties. REATIIS assumes no liability for revealing such information in the report, as there is no intention to breach the copyright or patent law. REATIIS does not assume any liability for any possible patent infringements that could happen due to use of the information contained in the report.

Introduction

The following report includes focused circuitry analysis of the selected blocks of the Intel [REDACTED] Transceiver. The analyzed exemplars were extracted from Apple [REDACTED] iPhone [REDACTED] main boards.

The report organized in hierarchical manner with interactive links as follows:

Device Summary Sheet section comprises brief package and technology summary of the die of interest.

Source Device section comprises Apple [REDACTED] iPhone [REDACTED] device and PCBs photographs.

Package and Die section comprises Intel [REDACTED] RF Transceiver package, X-ray and die photographs.

Die Functional Blocks section comprises die photograph with marked blocks under analysis.

1.0 Receiver Block Diagram section comprises schematics of the selected blocks of the receiver part of the die.

2.0 Transmitter Block Diagram section comprises schematics of the selected blocks of the transmitter part of the die.

3.0 ET Interface section comprises schematics of the selected blocks for Envelope Tracking technology of the transmitter RF part.

4.0 TX PLL section comprises schematics of the selected blocks of the Transmitter Phase Locked Loop circuit.

5.0 GNSS Block Diagram section comprises schematics of the selected blocks of the GNSS part of the die.

Appendix section describes device parameters, annotations, and symbol definitions for the schematics.

All information of this report was derived by REATISS from high magnification photographs. All device sizes are measured from photographs in microns.

List of Figures

Device Summary Sheet

Source Device

- Figure 0.1 Apple** iPhone frame with detached display assembly and battery
- Figure 0.2 Apple** iPhone back side
- Figure 0.3 Apple** iPhone main PCB assembly (side A)
- Figure 0.4 Apple** iPhone main PCB assembly (side B)
- Figure 0.5 Apple** iPhone main PCB-I (side A)
- Figure 0.6 Apple** iPhone main PCB-I (side B)
- Figure 0.7 Apple** iPhone main PCB-II (side A)
- Figure 0.8 Apple** iPhone main PCB-II (side B)

Package and Die

- Figure 0.9 Intel** Transceiver package top
- Figure 0.10 Intel** Transceiver package bottom
- Figure 0.11 Intel** Transceiver package bottom with balls marked
- Figure 0.12 Intel** Transceiver package X-ray
- Figure 0.13** Die photo (top metal)
- Figure 0.14** Die markings A
- Figure 0.15** Die markings B
- Figure 0.16** Die markings C
- Figure 0.17** Die markings D
- Figure 0.18** Die markings E
- Figure 0.19** Die photo (Active layer)

Die Functional Blocks

- Figure 0.20 Intel** Transceiver die functional blocks (Active layer)

1.0 Receiver Block Diagram

- Figure 1.0** Layout of 1.0 RECEIVER_BLOCK_DIAGRAM (RDL2 layer)
- Figure 1.1** Layout of 1.0 RECEIVER_BLOCK_DIAGRAM (Active layer)
- Figure 1.2** Layout of 1.9 RX_ADC (Gate layer)

1.0 RECEIVER_BLOCK_DIAGRAM

1.1 LNA_BLOCK

1.1.1 LNAa

- 1.1.1.1 ESDb**
- 1.1.1.2 PRGM_FILTERa**
 - 1.1.1.2.1 XORb**
 - 1.1.1.3 ESDa**
 - 1.1.1.4 AMPa**
 - 1.1.1.4.1 BIAS_SRCa**
 - 1.1.1.4.2 AMP_CTRa**
 - 1.1.1.4.3 PRGM_PMOS_CAPa**
 - 1.1.1.4.4 LNA_PROTa**
 - 1.1.1.4.5 PRGM_NMOS_CAPa**
 - 1.1.1.4.6 PRGM_RESa**
 - 1.1.1.4.7 PMOSa**
 - 1.1.1.4.8 NMOSa**
 - 1.1.1.4.9 PMOSb**
 - 1.1.1.4.10 NMOSb**
 - 1.1.1.5 MONITOR_BLC**
 - 1.1.1.5.1 BIAS_SRCb**
 - 1.1.1.5.2 PRGM_V_DIV**
 - 1.1.1.5.2.1 V_DIVd**
 - 1.1.1.5.2.2 DECODERb**
 - 1.1.1.5.2.3 DECODERa**
 - 1.1.1.5.2.4 MUXa**
 - 1.1.1.5.3 CMPRa**

- 1.1.2 LNAb**
 - 1.1.2.1 PRGM_FILTERb**
 - 1.1.2.2 AMPb**
 - 1.1.2.2.1 BIAS_SRCC**
 - 1.1.2.2.2 PRGM_PMOS_CAPb**
 - 1.1.2.2.3 PRGM_NMOS_CAPb**

- 1.1.3 LNAc**
 - 1.1.3.1 LNAc_CTR**
 - 1.1.3.1.1 XORa**
 - 1.1.3.2 ESDc**
 - 1.1.3.3 PRGM_FILTERc**
 - 1.1.3.4 BIAS_SRCd**
 - 1.1.3.5 AMPc**
 - 1.1.3.5.1 AMP_CTRb**

- 1.1.3.5.2** INV_a
- 1.1.3.5.3** PMOS_c
- 1.1.3.5.4** NMOS_c
- 1.1.3.5.5** PMOS_d
- 1.1.3.5.6** NMOS_d

1.1.4 LNA_d

- 1.1.4.1** LNA_d_CTR
- 1.1.4.2** BIAS_SRC_e
- 1.1.4.3** AMP_d
- 1.1.4.3.1** AMP_CTR_c
- 1.1.4.3.2** PMOS_e
- 1.1.4.3.3** NMOS_e
- 1.1.4.3.4** PMOS_f
- 1.1.4.3.5** NMOS_f
- 1.1.4.3.6** PMOS_g
- 1.1.4.3.7** NMOS_g

1.2 MIXER_BLCa

- 1.2.1** LO_GEN_a
- 1.2.2** MIXER_a
- 1.2.2.1** MX_REF_SRC_a
- 1.2.2.1.1** VREG_a
 - 1.2.2.1.1.1** DECODER_c
 - 1.2.2.1.1.2** V_DIV_b
- 1.2.2.1.2** V_DIV_a
- 1.2.2.1.3** MUX_BLCa
 - 1.2.2.1.3.1** BUFA
 - 1.2.2.1.3.2** MUX_b
- 1.2.2.1.4** TST_SW_a

1.2.2.2 MIXER_UNIT_a

- 1.2.2.2.1** NAND2a

1.3 MIXER_BLCb

- 1.3.1** LO_GEN_b
- 1.3.2** MIXER_b
- 1.3.2.1** MX_REF_SRC_b
- 1.3.2.1.1** VREG_b
 - 1.3.2.1.1.1** V_DIV_c
- 1.3.2.2** MIXER_UNIT_b

1.3.2.2.1 NAND2b

1.4 MIXER_BLCc

1.5 MIXER_BLCd

1.6 SW_CAP_BLCa

1.6.1 SW_CAPa

1.7 SW_CAP_BLCb

1.7.1 SW_CAPb

1.8 SW_CAP_BLCc

1.8.1 SW_CAPc

1.9 RX_ADC

1.9.1 ADC_VREF_SRC

1.9.1.1 VB_SRCa

1.9.1.1.1 VREGc

1.9.1.1.1.1 DAMPc

1.9.1.2 DAMPA

1.9.1.3 DAMPb

1.9.2 VGA_BLOCK

1.9.2.1 VB_SRCb

1.9.2.1.1 PRGM_SRCb

1.9.2.1.2 DMUXa

1.9.2.2 VGA

1.9.2.2.1 COM_MD_VSRC

1.9.2.2.2 IVB_SRCa

1.9.2.2.2.1 PRGM_VBP_SRCa

1.9.2.2.2.2 SWa

1.9.2.2.2.3 ISRCa

1.9.2.2.3 PRGM_SRCa

1.9.2.2.4 PRGM_SINKc

1.9.2.3 VGA_VAR_CAPa

1.9.2.4 INT_VREG

1.9.2.4.1 V_DIVe

1.9.2.5 SCAL_AMP

1.9.3 LPF_ADC

1.9.3.1 IDACa

1.9.3.1.1 IDAC_CELL_BLOCKa

1.9.3.1.1.1 MODE_CNTLa

1.9.3.1.1.1.1 RS_LATCH

- 1.9.3.1.1.1.2** DRVa
- 1.9.3.1.1.1.3** DRVb
- 1.9.3.1.1.1.4** LATCHb
- 1.9.3.1.1.2** IDAC_CELLa
- 1.9.3.1.1.2.1** PRGM_SINKd
- 1.9.3.1.1.3** IDAC_CELLb
- 1.9.3.1.2** REPEATERa
- 1.9.3.2** IDACb
 - 1.9.3.2.1** IDAC_CELLb_BLOCK
 - 1.9.3.2.1.1** IDAC_CELLc
 - 1.9.3.2.1.1.1** MODE_CNTLb
 - 1.9.3.2.1.1.1.1** LATCHd
 - 1.9.3.2.1.2** IDAC_CELLd
- 1.9.3.2.2** REPEATERb
- 1.9.3.3** LPFa
 - 1.9.3.3.1** VAR_RESa
 - 1.9.3.3.1.1** R_CELL
 - 1.9.3.3.2** BIAS_SRCf
 - 1.9.3.3.3** AMPh
 - 1.9.3.3.4** VAR_CAPa
 - 1.9.3.3.5** AMPj
 - 1.9.3.3.5.1** AMPI
 - 1.9.3.3.5.2** AMPj_OU
 - 1.9.3.3.5.2.1** PRGM_SRCc
 - 1.9.3.3.5.2.2** PRGM_SINKa
 - 1.9.3.3.5.3** VAR_CAPc
 - 1.9.3.4** LPFb
 - 1.9.3.4.1** VAR_RESc
 - 1.9.3.4.2** BIAS_SRCg
 - 1.9.3.4.3** VAR_CAPd
 - 1.9.3.4.4** AMPk
 - 1.9.3.4.4.1** VAR_CAPb
 - 1.9.3.4.4.2** AMPk_OU
 - 1.9.3.4.4.2.1** PRGM_SRCd
 - 1.9.3.4.4.2.2** PRGM_SINKb
 - 1.9.3.5** VAR_RESb
 - 1.9.3.6** LPFc

1.9.3.6.1 VAR_CAPE
1.9.3.7 ADC_FRONTEND
 1.9.3.7.1 ADC_PH_GEN
 1.9.3.7.1.1 NAND2c
 1.9.3.7.1.2 NAND2d
 1.9.3.7.2 CAP_DIVIDER
 1.9.3.7.3 CMPR_BLOCK
 1.9.3.7.3.1 CMPRd
1.9.3.8 ANALOG_TST_MUX
 1.9.3.8.1 TST_SWb
1.9.4 ADC_FRONTEND_AUX
 1.9.4.1 AUX_ADC_PH_GEN
1.9.5 CMPR_BLC
 1.9.5.1 CMPR_SH_CIRCUIT
 1.9.5.2 VAR_CAPf
 1.9.5.3 AMPg
 1.9.5.4 CMPRb
 1.9.5.4.1 AMPe
 1.9.5.5 CMPRc
 1.9.5.5.1 AMPf

2.0 Transmitter Block Diagram

Figure 2.0 Die photo with Transmitter section and Transmitter block marked (Metal 7 layer)

Figure 2.1 Layout of Transmitter section with analyzed blocks marked (Active layer)

Figure 2.2 Layout of inductors L1, L2 and L3 of schematic 2.5 TRANSFORMERb (Metal 8 layer)

Figure 2.3 Layout of inductors L1, L2 and L3 of schematic 2.5 TRANSFORMERb (Metal 7 layer)

Figure 2.4 Layout of inductors L1, L2 and L3 of schematic 2.5 TRANSFORMERb (Metal 6 layer)

Figure 2.5 Layout of inductors L4, L5, L6, L7 and L8 of schematic 2.6 TRANSFORMERc (Metal 8 layer)

Figure 2.6 Layout of inductors L4, L5, L6, L7 and L8 of schematic 2.6 TRANSFORMERc (Metal 7 layer)

Figure 2.7 Layout of inductors L4, L5, L6, L7 and L8 of schematic 2.6 TRANSFORMERc (Metal 6 layer)

2.0 TRANSMITTER_BLOCK_DIAGRAM

2.1 TX_CLOCK_ROUTING_BLOCK

2.1.1 TX_CLK_BUFd

2.1.1.1 CONTROL_LOGICd

2.1.1.2 SQW_CONVd

2.1.1.3 SHIFT_RGd

2.1.1.3.1 LATCHe

2.1.1.4 PH_SPLITTERd

2.1.1.4.1 AND2_OR2_NAND2b

2.1.1.5 CLK_DRVb

2.1.1.5.1 NAND2s

2.1.1.6 CLK_DIV_BLOCKd

2.1.1.6.1 DFFx

2.1.1.6.2 PRGM_CLK_DIVd

2.1.1.6.2.1 DFFf

2.1.1.7 CLK_DRVa

2.1.1.7.1 DFFg

2.1.2 TX_CLK_BUFe

2.1.2.1 CONTROL_LOGICe

2.1.2.2 SQW_CONVe

2.1.2.3 SHIFT_RGe

2.1.2.3.1 LATCHf

2.1.2.3.2 LATCHg

2.1.2.3.2.1 PHNOTa

2.1.2.4 PH_SPLITTERe

2.1.2.4.1 CLK_BUFB

2.1.2.4.2 PWR_SWITCHd

2.1.2.4.3 CLK_BUFa

2.1.2.5 CLK_DRVe

2.1.2.5.1 NAND2de

2.1.2.6 CLK_DIV_BLOCKe

2.1.2.6.1 PRGM_CLK_DIVE

2.1.2.7 CLK_BUFF

2.1.2.8 CLK_DRVd

2.1.3 TX_CLK_BUFa

2.1.3.1 CONTROL_LOGICa

2.1.3.1.1 DRVa

2.1.3.2 CLK_BUFc

2.1.3.3 CLK_BUFd

2.1.3.4 CLK_GTa

2.1.3.4.1 NAND2a

2.1.3.4.2 NAND2c

2.1.3.4.3 NAND2d

2.1.4 TX_CLK_BUFc

2.1.4.1 SQW_CONVb

2.1.4.2 CONTROL_LOGICb

2.1.4.2.1 DRVb

2.1.4.3 SHIFT_RGa

2.1.4.3.1 DFFc

2.1.4.4 PH_SPLITTERa

2.1.4.4.1 TRST_INVc

2.1.4.4.2 AND2_OR2_NAND2a

2.1.4.5 CLK_BUFe

2.1.4.6 CLK_DIV_BLOCKc

2.1.4.6.1 PRGM_CLK_DIVc

2.1.4.6.1.1 DFFh

2.1.4.6.2 DFFq

2.1.4.6.3 MUXb

2.1.4.6.4 MUXn

2.1.4.6.5 MUXp

2.1.4.7 PRGM_CLK_DIVb

2.1.4.7.1 DFFr

2.1.4.7.2 DFFd

2.1.4.7.3 DFFE

2.1.4.7.4 FO_MUXa

2.1.4.7.4.1 MUXa

2.1.4.8 PH_SPLITTERb

2.1.4.8.1 TRST_INvd

2.1.4.9 CLK_GTb

2.1.4.9.1 NAND2b

2.1.4.9.2 NAND2q

2.1.4.9.3 AND2_NOR2a

2.1.5 TX_CLK_BUFc

2.1.5.1 CONTROL_LOGICc

- 2.1.5.1.1 DRVc**
 - 2.1.5.2 CLK_GTc**
 - 2.1.5.2.1 NAND2r**
 - 2.1.6 TX_CLK_BUFF**
 - 2.1.6.1 CONTROL_LOGICf**
 - 2.1.6.2 SQW_CONVf**
 - 2.1.6.3 CLK_DIVf**
 - 2.1.6.4 PH_SPLITTERg**
 - 2.1.6.5 PH_SPLITTERf**
 - 2.1.6.6 CLK_GTf**
 - 2.1.6.6.1 NAND2t**
 - 2.1.6.6.2 NAND2v**
 - 2.1.7 BUFn**
 - 2.1.8 CLK_SELECTORb**
 - 2.1.8.1 NOR2n**
 - 2.1.9 CLK_SELECTORc**
 - 2.1.10 CLK_SELECTORd**
 - 2.1.11 BUFk**
 - 2.1.12 BUFm**
 - 2.1.13 TX_CLK_MUXa**
 - 2.1.13.1 CLK_MONa**
 - 2.1.13.1.1 NOR3a**
 - 2.1.13.2 CLK_MONb**
 - 2.1.13.2.1 MUXe**
 - 2.1.13.3 CLK_MONc**
 - 2.1.14 TX_CLK_MUXb**
 - 2.1.14.1 CLK_SELECTORa**
 - 2.1.14.2 DFFeq**
 - 2.1.14.3 DFFfq**
 - 2.1.14.4 MUXc**
 - 2.1.14.5 LATCHa**
 - 2.1.15 TX_CLK_MUXc**
 - 2.1.16 TX_CLK_MUXd**
 - 2.1.16.1 MUXd**
- 2.2 VREG_BLOCK**
 - 2.2.1 VREF_SOURCE**
 - 2.2.1.1 BAND_GAPa**

- 2.2.1.1.1 PGM_Ra**
- 2.2.1.1.2 BG_MD_DEC**
- 2.2.1.1.3 IV_CONV**
- 2.2.1.1.4 AMPd**
- 2.2.1.2 BAND_GAPb**
 - 2.2.1.2.1 DELAYc**
 - 2.2.1.2.2 LSa**
 - 2.2.1.2.3 AMPf**
 - 2.2.1.2.4 AMPe**
- 2.2.1.3 PGM_VDIVb**
 - 2.2.1.3.1 DECc**
 - 2.2.1.3.1.1 DEC_PARTa**
 - 2.2.1.3.1.1.1 AND6a**
 - 2.2.1.3.1.2 DEC_PARTb**
 - 2.2.1.3.2 PGM_Rb**
 - 2.2.1.4 MUXbq**
 - 2.2.1.5 PGM_R_BLC**
 - 2.2.1.5.1 DECd**
 - 2.2.1.5.2 PGM_Rc**
- 2.2.2 V_TX_SRC**
 - 2.2.2.1 VTX_CNTL**
 - 2.2.2.2 IREF_SRC**
 - 2.2.2.2.1 AMPa**
 - 2.2.2.3 VB_SRCa**
 - 2.2.2.4 VREGd**
 - 2.2.2.4.1 AMPc**
 - 2.2.2.4.2 V_DIVd**
 - 2.2.2.4.3 DELAY**
 - 2.2.2.5 AMPb**
 - 2.2.2.6 AMPb_OUTPUT**
 - 2.2.2.7 V_TX_OU**
 - 2.2.2.7.1 VB_SRCb**
 - 2.2.2.8 ESDa**
- 2.2.3 VREGa**
 - 2.2.3.1 ESDc**
 - 2.2.3.2 INPUT_PROTa**
 - 2.2.3.3 INPUT_BUF_BLC**

- 2.2.3.3.1 INPUT_BUF**
- 2.2.3.4 DECa**
- 2.2.3.5 AMPg**
 - 2.2.3.5.1 CONTROL_LOGICg**
 - 2.2.3.5.2 VBa**
- 2.2.3.6 PRG_VDIVa**
- 2.2.4 VREGb**
 - 2.2.4.1 DECb**
 - 2.2.4.1.1 DEC_PART**
 - 2.2.4.1.1.1 NAND5a**
 - 2.2.4.2 ESDb**
 - 2.2.4.3 CONTROL_LOGICh**
 - 2.2.4.4 OP_AMPa**
 - 2.2.4.4.1 BIAS_SRC**
 - 2.2.4.4.1.1 AMPH**
 - 2.2.4.5 PGM_VDIV**
 - 2.2.4.6 CAP_BLC**
 - 2.2.4.7 ESDd**
 - 2.2.5 IREF_SRCA**
 - 2.2.6 VREGc**
 - 2.2.6.1 OAMPc**
 - 2.2.6.2 V_DIVc**
 - 2.2.6.2.1 DECe**
- 2.3 RF_DACb**
 - 2.3.1 CLK_DRVf**
 - 2.3.1.1 RES_CIRCUIT**
 - 2.3.1.1.1 DFFdq**
 - 2.3.1.2 DFFcq**
 - 2.3.1.3 NAND2n**
 - 2.3.2 TX_DATA_RG_BLOCKb**
 - 2.3.2.1 RG_CNTL**
 - 2.3.2.2 DELAYa**
 - 2.3.2.3 TX_DATA_REGISTERb**
 - 2.3.2.4 TX_DATA_REGISTERa**
 - 2.3.2.4.1 XORa**
 - 2.3.2.5 TX_DATA_REGISTERc**
 - 2.3.2.6 DFFm**

2.3.2.7 XNORa

2.3.2.8 DFFn

2.3.3 Y_ENCODER_BLOCKb

2.3.3.1 YENC_BUFFa

2.3.3.2 Y_ENCc

2.3.3.2.1 LOGICa

2.3.3.2.2 LOGICb

2.3.3.2.3 LOGICc

2.3.3.3 YENC_BUFFb

2.3.3.4 BUFi

2.3.3.5 MUX_BLKb

2.3.3.5.1 MUXI

2.3.3.6 Y_ENC_REGb

2.3.3.7 Y_ENC_REGab

2.3.3.7.1 DFFgq

2.3.3.8 Y_ENC_REGc

2.3.3.8.1 DFFb

2.3.4 CLK_MANAGEMENTb

2.3.4.1 IN_CLOCK_SPLITTERa

2.3.4.1.1 DIFF_BUFc

2.3.4.1.1.1 NOR2c

2.3.4.1.1.2 NAND2ta

2.3.4.1.2 SHIFT_REGISTERe

2.3.4.1.3 DIFF_BUFB

2.3.4.1.4 NAND2e

2.3.4.1.5 NOR2b

2.3.4.1.6 INPUT_CLOCK_SYNCc

2.3.4.1.6.1 DIFF_MUXa

2.3.4.2 IN_CLOCK_SPLITTERb

2.3.4.2.1 DIFF_BUFa

2.3.4.2.1.1 NOR2f

2.3.4.2.1.2 NAND2g

2.3.4.2.2 SHIFT_REGISTERd

2.3.4.2.2.1 MUXk

2.3.4.2.3 DIFF_BUFe

2.3.4.2.4 INPUT_CLOCK_SYNCe

2.3.4.2.4.1 LATCHb

- 2.3.4.2.5** NAND2mb
- 2.3.4.2.6** NOR2m
- 2.3.5 X_ENCODER_BLOCKb**
 - 2.3.5.1** BUff
 - 2.3.5.2** X_ENCa
 - 2.3.5.3** MUX_BLKa
 - 2.3.5.3.1** BUFg
 - 2.3.5.4** X_ENCb
 - 2.3.5.5** X_ENC_REGa
- 2.3.6 MODE_REGISTER**
 - 2.3.6.1** DFFp
 - 2.3.6.2** MUXh
- 2.3.7 COLUMN_SELECTION_BLOCKb**
 - 2.3.7.1** CLOCK_BUFFERa
 - 2.3.7.2** CS_DRVab
 - 2.3.7.3** CS_DRVbb
- 2.3.8 ROW_SELECTION_BLOCKb**
 - 2.3.8.1** AAa_RS_UNITb
 - 2.3.8.1.1** RS_DRVb
 - 2.3.8.1.1.1** CNTL_DRVa
 - 2.3.8.1.1.2** NOR2a
 - 2.3.8.1.1.3** NAND2o
 - 2.3.8.2** MA_RS_UNITb
 - 2.3.8.3** MA_RS_UNITa
 - 2.3.8.4** DM_RS_UNITb
 - 2.3.8.4.1** RS_DRVa
 - 2.3.8.4.1.1** TRST_INVa
 - 2.3.8.4.1.2** TRST_INVb
 - 2.3.8.4.2** RS_DRVc
 - 2.3.8.4.2.1** MUXg
 - 2.3.8.4.2.2** LOGICd
 - 2.3.8.4.2.3** LOGICe
 - 2.3.8.5** AAb_RS_UNITb
 - 2.3.8.5.1** LOGICf
 - 2.3.8.5.2** LOGICg
 - 2.3.9 DAC_ARRAYb**
 - 2.3.9.1** AUX_ARRAYab

2.3.9.1.1 DAC_CELLb

2.3.9.1.1.1 OR2_AND2_NOR2a

2.3.9.1.1.2 NAND2p

2.3.9.2 MAIN_ARRAYb

2.3.9.3 DM_ARRAYb

2.3.9.3.1 DM_CELLb

2.3.9.3.2 DM_CELLa

2.3.9.4 AUX_ARRAYbb

2.3.9.4.1 BUfh

2.3.9.4.2 DAC_CELLa

2.4 RF_DACc

2.4.1 CLK_DRVh

2.4.1.1 NAND2i

2.4.2 TX_DATA_RG_BLOCKc

2.4.2.1 DELAYb

2.4.2.2 TX_DATA_REGISTERd

2.4.2.3 TX_DATA_REGISTERe

2.4.2.4 RAY_XNORA

2.4.3 X_ENCODER_BLOCKc

2.4.3.1 BUFa

2.4.3.2 BUFB

2.4.3.3 BUFc

2.4.3.4 ENC_BLCb

2.4.3.5 ENC_BLCa

2.4.3.5.1 X_ENCx

2.4.3.6 REGb

2.4.3.7 REGa

2.4.3.7.1 DFFa

2.4.4 Y_ENCODER_BLOCKc

2.4.4.1 YENC_BUFFc

2.4.4.2 BUFe

2.4.4.3 MUX_BLCc

2.4.4.3.1 MUXf

2.4.4.4 Y_REG_b

2.4.5 CLK_MANAGEMENTc

2.4.5.1 IN_CLOCK_SPLITTERd

2.4.5.1.1 SHIFT_REGISTERb

2.4.5.1.2 INPUT_CLOCK_SYNCg

2.4.5.1.2.1 LATCHd

2.4.5.1.3 DIFF_BUFF

2.4.5.1.4 NOR2e

2.4.5.1.5 NAND2f

2.4.5.1.6 DIFF_MUXb

2.4.5.2 IN_CLOCK_SPLITTERc

2.4.5.2.1 NAND2m

2.4.5.2.2 NOR2l

2.4.5.2.3 SHIFT_REGISTERf

2.4.5.2.4 NOR2k

2.4.5.2.5 NAND2l

2.4.5.2.6 INPUT_CLOCK_SYNCf

2.4.5.2.6.1 LATCHc

2.4.6 ROW_SELECTION_BLOCKc

2.4.6.1 AAa_RS_UNIT

2.4.6.1.1 CLK_DRVg

2.4.6.1.2 NAND2j

2.4.6.1.3 NOR2i

2.4.6.2 MA_RS_UNIT_BLC

2.4.6.2.1 MA_RS_UNIT

2.4.6.2.1.1 NOR2h

2.4.6.2.1.2 NAND2h

2.4.6.3 DM_RS_UNIT

2.4.6.3.1 NOR2j

2.4.6.3.2 NAND2k

2.4.6.4 AAb_RS_UNIT

2.4.6.4.1 NOR2d

2.4.7 COLUMN_SELECTION_BLOCKc

2.4.7.1 CS_DRVb

2.4.7.2 CS_DRVd

2.4.8 DAC_ARRAYc

2.4.8.1 AUX_ARRAYa

2.4.8.1.1 DAC_CELLd

2.4.8.2 MAIN_ARRAY

2.4.8.2.1 DAC_CELLc

2.4.8.2.1.1 AND2_NOR2_NAND2a

2.4.8.2.1.2 NOR2g

2.4.8.3 DM_ARRAY

2.4.8.3.1 BUFd

2.4.8.3.2 DUMMY_CELLc

2.4.8.3.3 DUMMY_CELLd

2.4.8.4 AUX_ARRAYb

2.5 TRANSFORMERb

2.5.1 MATCHING_CIRCUITb

2.5.1.1 PWR_MONc

2.5.1.1.1 INPUT_PROTb

2.5.1.2 PWR_MONd

2.5.1.3 LSb

2.5.1.4 MUXaq

2.5.2 OU_ESD_PROT

2.6 TRANSFORMERc

2.6.1 MATCHING_CIRCUITc

2.6.1.1 PWR_MONa

2.6.1.1.1 INPUT_PROTc

2.6.1.2 PWR_MONb

3.0 ET Interface

Figure 3.0 Die photo with Transmitter section and ET Interface block marked (Metal 7 layer)

Figure 3.1 Layout of ET Interface block with analyzed blocks marked (Metal 1 layer)

3.0 ET_INTERFACE

3.1 VREF_FILTER

3.2 DAC_CONTROL_LOGIC

3.3 ESDc

3.4 ESDa

3.5 POWER_SUPPLY_SOURCEa

3.5.1 DECb

3.5.1.1 DEC_CELL

3.5.2 CNTL_LOGa

3.5.3 AMP_BIASa

3.5.3.1 AMPe

3.5.4 AMPd

3.5.5 AMPc

3.5.6 PRG_VDIVb

3.5.7 ESDb

3.6 POWER_SUPPLY_SOURCEb

3.6.1 AMP_BIASb

3.6.2 AMPg

3.6.3 AMPf

3.7 VREF_SOURCES_BLOCK

3.7.1 VREF_SOURCEb

3.7.1.1 VREF_SW

3.7.1.2 PROTECTIONa

3.7.2 VREF_SOURCEc

3.7.2.1 V_REPEATERb

3.7.2.2 V_REPEATERA

3.7.3 VREF_SOURCEd

3.8 DAC

3.8.1 DIFF_CURRENT_STEERING_DAC

3.8.1.1 CURRENT_REFERENCE_SOURCE

3.8.1.1.1 XORc

3.8.1.1.2 PROTECTIONc

3.8.1.2 CLOCK_DRIVER

3.8.1.2.1 XNORa

3.8.1.3 INPUT_REGISTERc

3.8.1.4 INPUT_REGISTERa

3.8.1.5 INPUT_REGISTERb

3.8.1.5.1 DFFa

3.8.1.5.2 XORb

3.8.1.6 SIG_SPLITTERf

3.8.1.6.1 DLATCH

3.8.1.7 ENCODERa

3.8.1.8 ENCODERe

3.8.1.8.1 DLATCHa

3.8.1.9 CURRENT_SINK_ARRAYc

3.8.1.10 CURRENT_SINK_ARRAYa

3.8.1.10.1 CURRENT_SINKb

3.8.1.11 DIODE_ARRAY

3.8.1.11.1 CURRENT_SINKa

3.8.2 DAC_VBIAS_SOURCE

3.8.2.1 BIAS
3.8.2.2 AMPk
3.8.2.3 XORa
3.8.3 DAC_IBIAS_SOURCE
3.9 TEST_MUX
 3.9.1 DECd
 3.9.2 PROTECTIONb
3.10 DAC_OUTPUT_DRIVER
 3.10.1 FB_CIRCUIT
 3.10.1.1 RESISTORa
 3.10.2 AMPa
3.11 PRGM_VREF_DRIVER
 3.11.1 LCL_CNTL
 3.11.1.1 V_SENSORb
 3.11.1.2 V_SENSORa
 3.11.1.3 LSa
 3.11.2 BIAS_SOURCEa
 3.11.3 AMPb
 3.11.4 V_DIVa
3.12 ESDe
3.13 ESDd

4.0 TX PLL

Figure 4.0 Die photo with Transmitter section marked (Metal 7 layer)

Figure 4.1 Layout of Transmitter section with analyzed blocks marked (Metal 7 layer)

Figure 4.2 Layout of 4.0 TX_PLL (Metal 2 layer)

4.0 TX_PLL

4.1 DIVIDED_CLOCK_MUX
 4.1.1 DLYm
 4.1.2 PWR_ON_RSTc
 4.1.3 MUXf
 4.1.4 LSb
4.2 TDC_BLOCK
 4.2.1 CLOCK_ROUTER
 4.2.1.1 REF_CLOCK_DRIVER
 4.2.1.1.1 DLYd
 4.2.1.1.1.1 DLYd_CELL

- 4.2.1.1.2 FOUR_CH_MUX**
- 4.2.1.1.3 XORd**
- 4.2.1.2 MUXm**
- 4.2.1.3 CMD_RG_DEC**
 - 4.2.1.3.1 XNORa**
 - 4.2.1.3.2 DFFg**
 - 4.2.1.3.3 CMD_DEC**
- 4.2.1.4 PRGM_DLYa**
 - 4.2.1.4.1 L_SRCa**
 - 4.2.1.4.2 MUXk**
 - 4.2.1.4.3 DLYf**
- 4.2.1.5 PRGM_DLb**
 - 4.2.1.5.1 PDLYb_CELL**
- 4.2.1.6 MUXe**
- 4.2.2 TDC_EN_DRIVER**
 - 4.2.2.1 DLYi**
 - 4.2.2.1.1 V_DIVa**
 - 4.2.2.2 PWR_ON_RESa**
 - 4.2.2.3 V_DIVb**
 - 4.2.2.4 V_DET**
 - 4.2.2.5 LSa**
- 4.2.3 TDC_VREG**
 - 4.2.3.1 FB_VDIVIDER**
 - 4.2.3.2 VREG_BIAS**
 - 4.2.3.3 VREF_FILTER**
 - 4.2.3.3.1 INPUT_PROT**
 - 4.2.3.4 CAP_BANK**
 - 4.2.3.4.1 CAP_DRV**
 - 4.2.3.5 L_SRCb**
- 4.2.4 TDC_CNTL**
 - 4.2.4.1 PWR_ON_RSTb**
 - 4.2.4.1.1 LSd**
 - 4.2.4.2 TDC_CLK_DRIVER**
 - 4.2.4.2.1 MUXg**
 - 4.2.4.3 DLYg**
 - 4.2.4.4 DLYo**
 - 4.2.4.5 DLYb**

4.2.4.5.1 INVb

4.2.4.6 DLYj

4.2.4.7 DLYn

4.2.4.8 MUXh

4.2.4.9 DLYh

4.2.4.9.1 DLYa

4.2.4.10 DLYe

4.2.4.11 H_SRCa

4.2.4.12 DFFi

4.2.5 TDC

4.2.5.1 MPRO

4.2.5.2 CLK_DLY

4.2.5.3 TDC_LATCHa

4.2.5.4 TDC_LATCHb

4.2.6 TDC_OUTPUT_REG

4.2.6.1 XNORc

4.2.6.2 XNORe

4.2.6.3 DFFm

4.2.6.4 DFFn

4.2.6.5 LSc

4.3 MMD_FEEDBACK_LOGIC

4.3.1 DLYK

4.3.2 LSe

4.3.3 DLYI

4.3.4 DEMUXa

4.4 DCO_MMD_BLOCK

4.4.1 LC_DCO

4.4.1.1 VOLTAGE_REGa

4.4.1.1.1 BIASA

4.4.1.1.1.1 AMPb

4.4.1.1.2 AMPd

4.4.1.2 VOLTAGE_REGb

4.4.1.2.1 AMPa

4.4.1.2.2 DIVIDERa

4.4.1.2.2.1 DECa

4.4.1.3 ESD

4.4.1.4 RC_CNTL

4.4.1.5 DIVIDERb

4.4.1.5.1 DECb

4.4.1.6 RC_VARa

4.4.1.7 OSCa_ACTIVE_CIRCUIT

4.4.1.7.1 CAPACITOR_BANKa

4.4.1.7.2 CAPACITOR_BANKb

4.4.1.8 CAPACITOR_BANKc

4.4.1.8.1 CAP_CELLa

4.4.1.8.2 CAP_CELLc

4.4.1.8.3 CAP_CELLb

4.4.1.8.4 CAP_CELLd

4.4.1.8.5 CAP_CELLe

4.4.1.8.6 CAP_CELLf

4.4.1.9 SQW_CONV_BLOCK

4.4.1.9.1 SQW_CONVa

4.4.1.9.2 SQW_CONVb

4.4.2 CLOCK_DIVIDER

4.4.2.1 XNORb

4.4.2.2 DFFb

4.4.2.3 MUXa

4.4.2.4 TWO_CH_SHFT_REG

4.4.2.4.1 DFFa

4.4.2.5 TSPC_DIVa

4.4.2.6 DFFc

4.4.2.7 XORa

4.4.2.8 CLOCK_DIVIDERa

4.4.2.8.1 DFFF

4.4.2.9 DFFd

4.4.2.10 DFFe

4.4.3 MULTIMODULUS_CLOCK_DIVIDER

4.4.3.1 MMD_CNTL

4.4.3.1.1 XORc

4.4.3.1.2 DFFj

4.4.3.2 TSPC_DIVb

4.4.3.3 MMD_STGc

4.4.3.3.1 NAND2b

4.4.3.3.2 NAND3a

- 4.4.3.3.3 DFFk**
- 4.4.3.4 MMD_STGb**
 - 4.4.3.4.1 NAND2a**
 - 4.4.3.4.2 DFFh**
- 4.4.3.5 MMD_STGa**
 - 4.4.3.5.1 MUXb**
- 4.4.3.6 MUXd**
- 4.4.3.7 MMD_OU_LOGIC**
 - 4.4.3.7.1 DLYc**
 - 4.4.3.7.1.1 INVa**
 - 4.4.3.7.2 XORb**
 - 4.4.3.7.3 MUXc**

5.0 GNSS Block Diagram

Figure 5.0 Die photo with GNSS section marked (Active layer)

Figure 5.1 Layout of GNSS section with analyzed blocks marked (Active layer)

Figure 5.2 Layout of 5.0 GNSS_BLOCK_DIAGRAM (Active layer)

Figure 5.3 Layout of inductor L1 of schematic 5.1 GNSS_LNA (Metal 7 layer)

5.0 GNSS_BLOCK_DIAGRAM

5.1 GNSS_LNA

- 5.1.1 VREF_SRC**
- 5.1.2 BIAS_SRCA**
 - 5.1.2.1 BIAS_SRCA_CNTL**
- 5.1.3 BIAS_SRCb**
 - 5.1.3.1 IREF_SRCA**
 - 5.1.3.1.1 VAR_RES**

5.1.4 AMP_CNTL

5.1.5 ESDa

5.1.6 ESDb

5.1.7 AMPa

5.1.8 PMOSa

5.1.9 NMOSa

5.1.10 TST_SWa

5.2 GNSS_MIXER

5.2.1 MX_REF_SRC

5.2.2 TST_SWb

5.3 LO_GENERATOR

Appendix

- A.1 Symbol Conventions**
- A.2 Transistor Parameters Definition**
- A.3 Logic Gates Parameters Definition**
- A.4 Resistor Parameters Definition**
- A.5 Connection of Groups of Elements**
- A.6 Logic Gates Power Supply and Substrate Connection Definition**
- A.7 Signal Annotations**
- A.8 Capacitor Structures**
- A.9 Symbol Definitions**

Device Summary Sheet

Manufacturer: Intel Corporation

Part Number: 

Date Code: 

IC Type: RF Transceiver

Technology synopsis

Package Type: WLCSP

Pin Count: 249

Package Size: 6 mm x 6 mm x 0,4 mm

Die Count: 1

Die Size: 6,06 mm x 5,96 mm (by edge of physical silicon)

6,04 mm x 5,94 mm (by edge of seal)

Number of Metal Layers: 8. One layer of aluminum interconnect, seven layers of copper interconnect

Gate Layer: One layer of metal gates

Minimum Printed Gate Length¹: 41 nm

Device Isolation Type: STI

¹ Measured feature sizes are accurate within 10%

Source Device



Figure 0.1 Apple iPhone frame with detached display assembly and battery



Figure 0.2 Apple iPhone back side




Figure 0.3 Apple iPhone main PCB assembly (side A)



Figure 0.4 Apple iPhone main PCB assembly (side B)



Figure 0.5 Apple iPhone main PCB-I (side A)



Figure 0.6 Apple iPhone main PCB-I (side B)



Figure 0.7 Apple iPhone main PCB-II (side A)

Intel Transceiver



Figure 0.8 Apple iPhone main PCB-II (side B)

Package and Die



Figure 0.9 Intel Transceiver package top




Figure 0.10 Intel Transceiver package bottom



Figure 0.11 Intel Transceiver package bottom with balls marked




Figure 0.12 Intel Transceiver package X-ray




Figure 0.13 Die photo (top metal)



Figure 0.14 Die markings A




Figure 0.15 Die markings B



Figure 0.16 Die markings C



Figure 0.17 Die markings D




Figure 0.18 Die markings E



Figure 0.19 Die photo (Active layer)

Die Functional Blocks




Figure 0.20 Intel Transceiver die functional blocks (Active layer)

1.0 Receiver Block Diagram



Figure 1.0 Layout of 1.0 RECEIVER_BLOCK_DIAGRAM (RDL2 layer)



Figure 1.1 Layout of 1.0 RECEIVER_BLOCK_DIAGRAM (Active layer)






Figure 1.2 Layout of 1.9 RX_ADC (Gate layer)



1.1.1.4.1 BIAS_SRCa

Bias Source A



1.1.1.5.3 CMPRa


Comparator A

1.3.1 LO_CENB

LO Generator B

VDD_MX
VSS
VSS

All logic gates are connected to VDD_MX and VSS supply rails, unless indicated other value
For all transistors channel length is 0.04 um, unless indicated other value
For all PMOS substrate is connected to VDD_MX, unless indicated other value
For all NMOS substrate is connected to VSS, unless indicated other value



2.0 Transmitter Block Diagram




Figure 2.0 Die photo with Transmitter section and Transmitter block marked (Metal 7 layer)



Figure 2.1 Layout of Transmitter section with analyzed blocks marked² (Active layer)

² Analyzed blocks highlighted in yellow






Figure 2.5 Layout of inductors L4, L5, L6, L7 and L8 of schematic 2.6 TRANSFORMERC (Metal 8 layer)




All logic gates are connected to VREGd and VSS supply rails, unless indicated other value
 For all transistors channel length is 0.04 um, unless indicated other value
 For all PMOS substrate is connected to VREGd, unless indicated other value
 For all NMOS substrate is connected to VSS, unless indicated other value



2.1.4.3 SHIFT_RGa

Shift Register A



VREGd
VSS

All logic gates are connected to VREGd and VSS supply rails, unless indicated other value.
For all transistors channel length is 0.04 μm , unless indicated other value.
For all PMOS substrate is connected to VREGd, unless indicated other value.
For all NMOS substrate is connected to VSS, unless indicated other value.

2.1.6.5 PH_SPLITTERF

Phase Splitter F

3.0 ET Interface





Figure 3.0 Die photo with Transmitter section and ET Interface block marked (Metal 7 layer)




Figure 3.1 Layout of ET Interface block with analyzed blocks marked (Metal 1 layer)





3.0 ET INTERFACE

Envelope Tracker Interface, A Part of Circuits



VDDa_ET
All logic gates are connected to VDDa_ET and VSS supply rails, unless indicated other value
For all transistors channel length is 0.15 um, unless indicated other value
For all PMOS substrate is connected to VDDa_ET, unless indicated other value
For all NMOS substrate is connected to VSS, unless indicated other value

3.5 POWER_SUPPLY_SOURCEa



For all PMOS substrate is connected to VDDa_ET, unless indicated other value
 For all NMOS substrate is connected to VSS, unless indicated other value

3.5.4 AMPd

Amplifier D

5.0 GNSS Block Diagram



Figure 5.0 Die photo with GNSS section marked (Active layer)



Figure 5.1 Layout of GNSS section with analyzed blocks marked (Active layer)



Figure 5.2 Layout of 5.0 GNSS_BLOCK_DIAGRAM (Active layer)






Figure 5.3 Layout of inductor L1 of schematic 5.1 GNSS_LNA (Metal 7 layer)



5.1.3.1 IREF_SRCa

Reference Current Source A



5.1.9 NMOSa

Programmable NMOS Stack A

